

# digital potentiometer

Xicor's digitally controlled E<sup>2</sup>POT ICs provide ergonomic and long-lasting alternatives to mechanical potentiometers. The ICs in the X9CMME series have a 7-bit counter with reversible count direction and a decoder that enables one of the 100 analogue switches.

The outputs of the analogue switches serve as the wiper of a potentiometer, while the inputs are linked to a potential divider composed of 99 equal resistors. The counter state may be stored in a non-volatile EEPROM, so that it can serve as the output value at a subsequent start.


The X9CMM series is designed to operate from 5 V supply lines. The potential across the resistive divider must not exceed 10 V (only 4 V in case of the X9C102). The ON resistance of the analogue switch is about 40 Ω, so that the current through the wiper is limited to 1 mA.

E<sup>2</sup>POT ICs have three inputs for the digital drive. The level at U/D determines whether a trailing edge at clock input INC lowers or raises the counter state. This action only takes place if chip select input CS is low. A leading edge at CS arranges for the counter state to be stored when INC is high. When CS is high, the IC is in the standby mode.

The circuit diagram shows a complete digital potentiometer based on a Type X9CMME. It is provided with two controls, S<sub>1</sub> and S<sub>2</sub>, an optical indicator and a delayed frequency change-over of the clock generator.

When keys S<sub>1</sub> and S<sub>2</sub> are open, resistors R<sub>8</sub> and R<sub>9</sub> hold the inputs of IC<sub>2d</sub>, a NAND, as well as the U/D input of IC<sub>1</sub> high. The low level at the output of IC<sub>2d</sub> disables clock generator IC<sub>2a</sub>. Frequency determining capacitor C<sub>1</sub> is discharged in the quiescent state.

When one of the keys is pressed (S<sub>1</sub> firmly, S<sub>2</sub> gently), the output of IC<sub>2d</sub> changes state, so that the clock



generator and IC<sub>1</sub> (via IC<sub>2b</sub>) are enabled. Capacitor C<sub>1</sub> is then charged via R<sub>1</sub> and R<sub>2</sub> until the input level of IC<sub>2a</sub> goes low, whereupon the gate output linked to the clock input of

IC<sub>1</sub> changes state (from low to high). When this happens, C<sub>1</sub> is discharged via R<sub>1</sub> and D<sub>1</sub> until the upper trigger level of IC<sub>2a</sub> is attained. The gate then changes state

again and the above action repeats itself.

The clock signal is optically monitored by D<sub>3</sub>.

When the output of IC<sub>2c</sub> is high, the gate draws a portion of the charging current from C<sub>1</sub>, which results in the clock frequency at INC being relatively low.

At the same time that the generator is enabled, C<sub>6</sub> begins to be charged gradually via R<sub>6</sub> and R<sub>7</sub> until IC<sub>2c</sub> changes states (from high to low). Circuit IC<sub>2</sub> then contributes to the charging current to C<sub>1</sub>, whereupon the clock frequency increases: in the prototype, the frequency rose in four seconds from 1.3 Hz to 3.1 Hz.

When the keys are released, the clock generator stops. At the same time, C<sub>6</sub> is discharged rapidly via R<sub>6</sub> and D<sub>2</sub>, so that the frequency is low again when the keys are operated anew.

The switch-off delay owing to R<sub>4</sub>-C<sub>2</sub> enables the actual counter state to be stored by the internal logic.

The circuit draws a current of 0.3–1.0 mA.

